The EVALST-ISOSD61L is a full-featured evaluation board designed to allow the user to evaluate all the features of the ISOSD61L isolated analog-to-digital converter (ADC).
The ISOSD61L device is a 1-bit sigma-delta modulator with an output buffer separated from the input interface circuitry by a galvanic isolation barrier. The isolation barrier provides galvanic isolation of up to 6000 VPEAK. When used in combination with a digital filter, the ISOSD61L device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing codes.
主要特性
Low voltage differential signaling
6 kV galvanic isolation
30 kV/µs high common-mode transient immunity
16-bit resolution, no missing codes
±320 mV full scale differential input signal range
Up to 25 MHz external clock input
High SNR (86 dB) and bandwidth (49 kHz)
–40°C to +125°C extended industrial temperature range
Coaxial and header pins available for flexible access to the inputs and outputs
LVDS digital I/O (ISOSD61L) with on-board termination resistors
Additional pads for the connection of a shunt current sensor
!注意:请使用浏览器自带下载,迅雷等下载软件可能无法下载到有效资源。
欢迎加入EEWorld参考设计群,也许能碰到搞同一个设计的小伙伴,群聊设计经验和难点。 入群方式:微信搜索“helloeeworld”或者扫描二维码,备注:参考设计,即可被拉入群。 另外,如您在下载此设计遇到问题,也可以微信添加“helloeeworld”及时沟通。
EEWorld Datasheet 技术支持