Whole Solution
• 3CH Interleave PFC to get high efficiency and power density. Decrease the current ripple at mean time
• Full bridge LLC to boost efficiency by high bus voltage usage
• Hardware PFC and LLC control approach for easily designing and less malfunction.
• Active inrush current limit circuit to decrease the PCB footprint
• Full functional solution including input/output current/voltage sensing and CC/CV PWM control interface.
• Bus voltage adjustable to optima the efficiency according to the output voltage.
!注意:请使用浏览器自带下载,迅雷等下载软件可能无法下载到有效资源。
欢迎加入EEWorld参考设计群,也许能碰到搞同一个设计的小伙伴,群聊设计经验和难点。 入群方式:微信搜索“helloeeworld”或者扫描二维码,备注:参考设计,即可被拉入群。 另外,如您在下载此设计遇到问题,也可以微信添加“helloeeworld”及时沟通。
EEWorld Datasheet 技术支持